

PCB STACK UP

6L Dis.


Jones/Cujo 2.0 (UP6/7) BLOCK DIAGRAM



01

- LAYER 1 : TOP
- LAYER 2 : SGND
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : SVCC
- LAYER 6 : BOT

- Cable Docking**
- VGA
 - RJ-45
 - CIR/Pwr btn
 - SPDIF Out
 - Stereo MIC
 - Headphone Jack
 - USB Port
 - VOL Cntr
- PAGE 32



- SYSTEM POWER RT8206B PAGE 35
- VCCP +1.1VTT(RT8208A) AND PCH 1.05V(RT8204) PAGE 36
- CPU CORE ISL6251A PAGE 41
- VGACORE(1.025V) RT8208A PAGE 38
- DDR III SMDR_VTERM 1.5V/1.5VSUS(RT8207) PAGE 39
- SYSTEM CHARGER(ISL6251AHAZ-T) PAGE 40








For ITP CLK

AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)






AUBURNDALE/CLARKSFIELD PROCESSOR (GND)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01k \pm 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)




	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0 , 14 -> 1

```
CFG[ 1:0 ] - PCI_Epress Configuration Select
* 11= 1 x 16 PEG
* 10= 2 x 8 PEG
```





PROJECT : UP67
Quanta Computer Inc.


Size Custom	Document Number PROCESSER 4/4(GND)	Rev 1A
Date: Monday, October 26, 2009		Sheet 6 of 45



Size Custom	Document Number PCH 2/6 (SATA,HDA,LPC)	Rev 1A
Date: Monday, October 26, 2009		Sheet 7 of 45




IBEX PEAK-M (PCI-E, SMBUS, CLK)




IBEX PEAK-M (PCI,USB,NVRAM)


IBEX PEAK-M (DMI,FDI,GPIO)






IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)



IBEX PEAK-M (GND)



10



Boot BIOS Strap		
PCI_GNTU#	GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI



Danbury Technology Enabled	
NV_ALE	High = Enable Low = Disable


DMI Termination Voltage	
NV_CLE	Set to Vcc when LOW Set to Vcc/2 when HIGH



BOARD ID SETTING

Board ID	ID5	ID4	ID3	ID2	ID1	ID0
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RD1 (0)	RU0 (1)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RU1 (1)	RD0 (0)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RU1 (1)	RU0 (1)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RD1 (0)	RD0 (0)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RD1 (0)	RU0 (1)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RU1 (1)	RD0 (0)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RU1 (1)	RU0 (1)



Board ID	ID0	ID1	ID2	ID3	ID4	ID5
UP6/7	0=UP6 1=UP7					
UMA/Dis.		0=UMA 1=Dis.				
Project name			0=Jones/Cujo 2.0 (Clarkfield) 1=Jones/Cujo 2.1 (Auburndate UMA)			
ROM Size				0= 2M 1= 4M		



http://hobi-elektronika.net

PROJECT : UP67
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
	PCH 4/6 (GPIO & Strap)	
Date: Monday, October 26, 2009	Sheet 10 of 45	




[2,7,8,9,14,15,16,28,29,33,36]	+1.05V
[3,5,10,33,37,38]	+1.1V_VTT
[5,10,33,36,40]	+1.8V
[2,3,7,8,9,10,12,13,14,16,17,21,22,23,24,25,26,27,28,29,30,31,32,33,34,37,40]	+3V
[8,9,10,31,33,40]	+3VS5
[21,22,24,25,30,31,32,34,40]	+5V
[40]	+5VS5



PROJECT : UP67
Quanta Computer Inc.


Size	Document Number	Rev
Custom	PCH 5/6 (POWER)	1A
Date: Monday, October 26, 2009	Sheet 11 of 45	



Place these Caps near So-Dimm0.

11/6

5/20: NA for INT recomment



reserve only..
can let it NC at this block components if DB stage not trouble found


<http://hobi-elektronika.net>

[13,39] +0.75V_DDR_VTT [13,39] +1.5VSUS
[2,3,7,8,9,10,11,13,14,16,17,21,22,23,24,25,26,27,28,29,30,31,32,33,34,37,40] +3V
[7,13,21,29,30,31,32,34,35,36,38,40,41] +3VPCU
[24,25,29,31,35,36,37,38,39,40] +5VPCU





PROJECT : UP67
Quanta Computer Inc.

Size Custom	Document Number DDR3 DIMM-0	Rev 1A
Date: Monday, October 26, 2009	Sheet 12 of 45	



PEX IOVDD+PEX IOVDDQ+PEX PLLVDD >2.2A




VGA Thermal Circuit

```
0514: PV modify
Delete Reserved thermal circuit
```


<http://hobi-elektronika.net>

power up sequence




NB9M: VGACORE +0.90V (Normal) , +1.09V

NVVDD Maximum Settling Time



PEX_RST timing



[2,3,7,8,9,10,11,12,13,16,17,21,22,23,24,25,26,27,28,29,30,31,32,33,34,37,40] [2,7,8,9,11,15,16,28,29,33,36] +1.05V
+3V




PROJECT : UP67
Quanta Computer Inc.


Size Custom	Document Number N10X (PCIE I/F) 1/5	Revised
Date: Monday, October 26, 2009	Sheet 14 of 45	

U35B
BGA669-NVIDIA-NBSP-GS
COMMON



12/02 modify
package for N10




12/02 modify
package for N10



MEMORY I/F A




Memory clk spread :
down 1.25% (30~33KHz)
use internal Vref, ext
divider no stuff




U35C
BGA669-NVIDIA-NBSP-GS
COMMON


12/02 modify
package for N10



12/02 modify
package for N10



MEMORY I/F C



R92 no stuff



PROJECT : UP67
Quanta Computer Inc.

Size	Document Number	Rev
Custom	N10X (MEMORY I/F) 2/5	1A
Date: Monday, October 26, 2009	Sheet 15 of 45	





[2,7,8,9,11,14,15,28,29,33,36]
[5,10,11,33,36,40]
[2,3,7,8,9,10,11,12,13,14,17,21,22,23,24,25,26,27,28,29,30,31,32,33,34,37,40]






Size Custom	Document Number N10X (GPIO & STRAPS) 4/5	Rev 2A
Date: Monday, October 26, 2009		Sheet 17 of 45






Del all VRAM termination
(RP16~RP75)




SI 2/5 modified




A diagram showing a 4x4 grid of hexagons. The leftmost column of four hexagons is outlined in red. To the right of this column, there are four horizontal blue lines, each aligned with one of the rows of the grid.














HDMI PORT








JMB 380 Note:


SD/MMC	MS	XD
MDIO0	SD DAT0	MS D0
MDIO1	SD DAT1	MS D1
MDIO2	SD DAT2	MS D2
MDIO3	SD DAT3	MS D3
MDIO4	SD CMD	MS BS
MDIO5	SD CLK	MS SCLK
MDIO6	SD WP	XD WP#
MDIO7		XD CLE
MDIO8	SD DAT4	XD D4
MDIO9	SD DAT5	XD D5
MDIO10	SD DAT6	XD D6
MDIO11	SD DAT7	XD D7
MDIO12		XD RE#
MDIO13		XD R/B#
MDIO14		XD ALE
CR1_LEDN	SD1 LED#	MS1 LED#
CR1_PCTLN	SD1 PCTL#	MS1 PCTL#
CR1_CD0	SD1 CD#	MS1 CD#
CR1_CD1		MS1 CD#

5 IN1 CARD READER XD, MMC/SD, MS/MSP





	PROJECT : UP67 Quanta Computer Inc.		Rev 1A	
	Size Custom	Document Number JMB380 & CR SOCKET		
	Date: Monday, October 26, 2009 Sheet 23 of 45			

TO AUDIO/B CON.




DOCK MIC DETECT






MODEL	UP7
R316	60.4K/F_6
R319	60.4K/F_6
R330	60.4K/F_6
R314	60.4K/F_6
C509	0.027U/25V_6
C510	0.027U/25V_6
C529	0.027U/25V_6
C543	0.027U/25V_6




Sub-Woofer power

GAIN1	GAIN0	dB
0	0	12
0	1	18
1	0	23.6
1	1	36



[24,25] +4.75VAVDD
[25] +5VAMP
[21,32,35,36,37,38,39,40,41] +VIN
[2,3,7,8,9,10,11,12,13,14,16,17,21,22,23,24,25,27,28,29,30,31,32,33,34,37,40] +3V




PROJECT : UP67
Quanta Computer Inc.

Size Custom Document Number
SUBWOOFER (EQ & AMP.)


Date: Monday, October 26, 2009 Sheet 26 of 45

Rev 1A

Transformer for 10/100/1000



Lan Con.




<http://hobi-elektronika.net>




PROJECT : UP67
Quanta Computer Inc.

Size Custom	Document Number RTL8111DL/8103E/RJ45	Rev 1A
Date: Monday, October 26, 2009		Sheet 27 of 45




BLUETOOTH




USB fingerprint CON

1. ESD GND
2. SYSTEM GND
3. USB-
4. USB+
5. USB PWR(+3V)




USB CAMERA /DIGITAL MIC CONNECT


Add for EMI solution




$$V_{out} = 1.25 (1 + R_1/R_2)$$




LEFT SIDE USBX1 and E-SATA/USB COMBO




RIGHT SIDE USBX2




Waiting USB3.0 connector



USB & ESATA




LED




FOR 16"

FOR 17.3"




For PA




TOUCH PAD CONNECTOR & ON/OFF BOTTOM


TOUCH PAD L/R **FOR 16"**





TOUCH PAD L/R **FOR 17.3"**



TOUCH PAD ON/OFF
FOR 16"




TOUCH PAD ON/OFF
FOR 17.3"





PROJECT : UP67
Quanta Computer Inc.

Size Custom	Document Number BT/WC/FT/ESATA/USB/LED	Rev 1A
Date: Monday, October 26, 2009		Sheet 30 of 45



CABLE DOCK



Delete CX08T470000 as CRT rising time and falling time request




6/1 : PV For EMI request




For IDT Dolby functionality.




Change to RB500 as Current loss





CPU FAN





DFHD03MR008




CAP SW CONNECT



Modem CONN






34




TV tuner card


+1.5V: 500mA 375mA



PROJECT : UP67
Quanta Computer Inc.

Size Custom	Document Number MINI PCIE CONN X2	Rev 1A
Date: Monday, October 26, 2009	Sheet 34 of 45	








PROJECT : UP67
Quanta Computer Inc.

Size	Document Number	Rev
Custom	+5V/+3V (RT8206B)	1A
Date: Monday, October 26, 2009	Sheet 36 of 45	











PROJECT : UP67
Quanta Computer Inc.

Size	Document Number	Rev
Custom	DDR3 (RT8207)	1A
Date: Monday, October 26, 2009	Sheet 39 of 45	




0223 SI modify
Fo meet GPU power sequence




Power up sequence

LAN/RTC WAKE UP ENABLE.



LAN/RTC WAKE UP DISABLE.



PROJECT : UP67
Quanta Computer Inc.

Size Custom	Document Number Power up sequence	Rev 1A
Date: Monday, October 26, 2009		Sheet 42 of 45